Efficient squaring circuit using canonical signed-digit number representation

نویسندگان

  • Yuuki Tanaka
  • Shugang Wei
چکیده

Squaring and exponentiation of a number are fundamental arithmetic and widely used in the real-time applications such as image processing, digital filtering and cryptography. In this paper, we propose a squaring algorithm of an integer with canonical signed-digit (CSD) number representation. For an n-digit CSD number, our method generates n/4 CSD numbers of 2n-digit length as partial products. This result is half with respect to the conventional squaring algorithms. We implement the squaring circuit based on this algorithm and compare with some existing circuits. Our circuit is 40% faster than the known squaring circuit for binary numbers.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Efficient Parallel CMM-CSD Modular Exponentiation Algorithm by Using a New Modified Modular Multiplication Algorithm

This paper presents a new modified Montgomery modular multiplication algorithm based on canonical signed-digit (CSD) representation, and sliding window method. In this modified Montgomery modular multiplication algorithm, signed-digit recoding technique is used in order to increase probability of the zero bits. Also sliding window method is used in order to reduce the multiplication steps consi...

متن کامل

Parallel Canonical Recoding

We introduce a parallel algorithm for generating the canonical signed-digit expansion of an n-bit number in Olog n time using On gates. The algorithm is similar to the computation of the carries in a carry look-ahead circuit. We also prove that if the binary number x + bx=2c is given, then the canonical signed-digit recoding of x can be computed in O1 time using On gates.

متن کامل

VHDL Implementation of Multiplierless, High Performance DWT Filter Bank

operation canonical sign digit plays an important roll in processing signal. Advantage of this implementation is to reduce the number of adders in hardware and also increase the speed of operation. Filter bank filters the low resolution information using lowpass filter and high resolution information by using high pass filter. Wavelet coefficient decides the characteristic of filter. In this me...

متن کامل

Design and Synthesis of High Speed Low Power Signed Digit Adders

Signed digit (SD) number systems provide the possibility of constant-time addition, where inter-digit carry propagation is eliminated. Such carry-free addition is primarily a three-step process; adding the equally weighted SDs to form the primary sum digits, decomposing the latter to interim sum digits and transfer digits, which commonly belong to {–1, 0, 1}, and finally adding the tra...

متن کامل

Arithmetic Circuits Combining Residue and Signed-Digit Representations

This paper discusses the use of signed-digit representations in the implementation of fast and efficient residue-arithmetic units. Improvements to existing signed-digit modulo adders and multipliers are suggested and new converters for the residue signed-digit number system are described for the moduli . By extending an existing efficient signed-digit adder design to handle modulo operations, w...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Electronic Express

دوره 11  شماره 

صفحات  -

تاریخ انتشار 2014